FPGA System Design
Four-bit serial addition counter
RTL diagram
Top level map
Trigger
Four-bit adder and full adder
Timing simulation waveform
Hardware test and results
Four-bit serial addition counter
RTL diagram
Top level map
Timing simulation waveform
